下载制药通APP了解更多制药 行业资讯

打开APP
商品详情
11

BSX320误码率测试仪

参考价
面议

具体成交价以合同协议为准

深圳市

深圳市世家仪器有限公司

产品型号:BSX320     厂商性质:其他
深圳西丽镇龙珠三路桃园商业大厦A2栋301室
进入商铺全部商品

产品简介

主要性能指标高达 32 Gb/s 的码型发生和误码分析功能选配内置 4 阶发射机均衡功能,支持交互式链路训练面向协议和面向位的多链码型定序技术,增强型码型/序列编辑器激励响应反馈,用户自定义检测器码型匹配已获的误码定位分析技术(Error Location Analysis™ ),超越BER测量,分析关联度和确定性错误码型,深入了解误码根源选配前向纠错分析技术,根据测得误码位置码型仿真FEC后......

产品详情

  • 主要性能指标
    主要特点
    应用

    智能内存排序

    由于面向位的内存排序模式和协议识别内存排序模式,另外由于能够根据用户自定义检测器码型匹配情况推进排序器,BSX 系列允许用户创建自己的基于协议的码型和握手序列。

  • Key performance indicators


    Up to 32 Gb/s code type generation and error code analysis function

    Optional built-in 4 - stage transmitter balance function, support interactive link training

    Protocol - and bit - oriented multi - chain code - type sequencing technology, enhanced code - type/sequence editor

    Excitation response feedback, user - defined detector pattern matching

    Error positioning Analysis technology patents (Error Location Analysis ™), beyond the BER measurement, Analysis of correlation and deterministic Error type, understand Error source

    Forward error correction analysis technology is selected to simulate the backward error rate of FEC according to the measured error code position code type

    Integration of eye map and BER association function, including template testing, jitter peak, BER contour

    Optional Jitter Map system to provide rich Jitter resolution -- support for long code types (e.g. Prbs-31)

    The main features


    Provides a single solution for receiver pressure testing, debugging and conformance testing

    Testing third and fourth generation standards, including PCIe, SAS and USB3.1, and various self-developed standards

    The DUT handshake function exceeding 16 Gb/s meets the receiver test requirements of loopback initiation and adaptive link training, and supports PCIe and other major standards

    Protocol identification code type occurrence and error detection, support flexible excitation response programming ability, debugging handshake problem.

    Forward error correction (FEC) simulation option, can measure before and after error correction BER, support common reed-solomon FEC code.

    Provides calibration and test automation software for major standards

    application


    Design verification, including signal integrity, jitter and timing analysis

    Test the performance of high-speed serial system and complex design

    Design/verify high speed I/O components and systems, including the DUT handshake

    Signal integrity analysis -- template test, peak Jitter, BER contour, Jitter Map and forward error correction simulation

    Intelligent memory sort


    The BSX series allows users to create their own protocol based code types and handshake sequences, due to the bit-oriented memory sorting pattern and protocol recognition memory sorting pattern, and the ability to advance the sorter based on user-defined detector code type matches.


  • 在线咨询 热线电话
    免费会员